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Investigation of Switching Oscillations for
Silicon Carbide MOSFETs in Three-Level
Active Neutral-Point-Clamped Inverters
Mengxing Chen, Student Member, IEEE, Donghua Pan, Member, IEEE, Huai Wang, Senior Member, IEEE,
Xiongfei Wang, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE
Abstract—This paper investigates the multi-frequency switch-
ing oscillations of silicon carbide (SiC) MOSFETs in three-level
active neutral-point-clamped (3L-ANPC) inverters under three
typical commutation modes (i.e., the full mode, outer mode,
and inner mode). Multiple switching-oscillation components with
various frequencies are identified theoretically for both the full-
mode and outer-mode commutations, due to their switching-loop
diversities. Oppositely, the inner mode exhibits a single oscillation
component as only one switching loop is involved. Three types of
double-pulse tests (DPTs) are conducted on a 3L-ANPC inverter
demonstrator with SiC MOSFETs, and the switching-oscillation
components are extracted accordingly, which match well with the
theoretical derivations. Moreover, other switching characteristics
closely related, i.e., the oscillation peaks, current overshoots,
capacitive charges, and switching energies, are studied and
benchmarked according to the DPT results. It is concluded that
the full-mode and outer-mode commutations share similarities
in terms of switching oscillations, current overshoots, capacitive
charges, and turn-on energies. The theoretical findings from this
work provide a comprehensive knowledge of the multi-frequency
oscillation mechanisms associated with fast-switched 3L-ANPC
inverters. Accordingly, the critical parasitic-components are iden-
tified, and specific design considerations are proposed to achieve
switching-performance improvements.
Index Terms—Active neutral-point-clamped (ANPC) inverter,
double pulse test (DPT), multi-frequency switching oscillation,
silicon carbide (SiC) MOSFET, switching loops.
I. INTRODUCTION
O
VER the past decade, the evolution of power electronic
converter has been extensively driven by semiconductor
devices manufactured by wide bandgap (WBG) materials
[1]–[3], i.e., the gallium nitride (GaN) and silicon carbide
(SiC) [4]. One of the most popular WBG devices is the
SiC MOSFET, as it nicely fits into the need of 1.2–3.3
kV blocking voltage in numerous applications, e.g., grid-
connected inverters [5], uninterruptible power supplies [6], [7],
railway traction converters [8], and electric vehicles [9], [10].
As a WBG device, the SiC MOSFET features several
superiorities in comparison with the silicon (Si) IGBT, e.g.,
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high-temperature operation capability [4], enhanced electric
field [11], and compact die area. More importantly, the faster
switching speed, as well as the strengthened dv/dt and di/dt
capabilities, are achievable by using the SiC MOSFET [3].
However, the increasing switching speed poses new challenges
from the following perspectives: a) the robustness margin shall
be ensured in terms of the overvoltage and gate-oxide failures
[12]; b) the electro-magnetic interference (EMI) filters should
be properly sized and optimized to cope with more switching
noises [7], [13]; c) the circuit layout becomes more critical
in order to fully utilize the switching capabilities of SiC
MOSFETs. Hence, the switching characterization becomes
essential for the performance evolution and design iteration
of the SiC MOSFET based power electronic converters.
The switching behaviors of SiC MOSFETs in discrete-
devices and half-bridge circuits have been intensively dis-
cussed in prior-art [14]–[22]. The experimental methodologies
for switching characterization of SiC MOSFET were intro-
duced in [14], [15]. The switching performance of a discrete
SiC MOSFET was evaluated in [16], and these SiC switching
characteristics in half-bridge circuits were assessed in [17]–
[19]. Furthermore, theoretical models have been developed for
the switching-behavior predictions [20]–[22]. A loss model
of SiC MOSFET was proposed in [20] for high-frequency
applications. The switching oscillation of SiC MOSFET was
modeled and analyzed in [21], [22]. Nevertheless, the above-
mentioned studies focus on discrete-devices or half-bridge
circuits, and their conclusions may not be directly applicable
to three-level (3L) converters. The line-frequency devices in
3L converters can introduce extra switching loops, which may
affect switching behaviors such as commutation losses, device
stresses, and switching oscillations.
In recent years, the three-level active neutral-point-clamped
(3L-ANPC) inverter has become an active and important
research topic, as it can actively re-shape the loss and thermal
distributions among power semiconductors by manipulating
ANPC commutation modes [23]–[27]. Three typical com-
mutation modes (i.e., the full mode, outer mode, and inner
mode) for the 3L-ANPC inverter were first introduced in [24].
The conventional switching loops and switching behaviors
associated with the three commutation modes were studied
in [26], [27], which were based on a Si-IGBT switched 3L-
ANPC inverter. Recently, the applications of SiC MOSFETs
in 3L-ANPC inverters have been reported in literatures with
performance improvements [28]–[34], and more characteristics
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regarding the switching behavior of SiC MOSFETs were
explored in [35]–[39]. Specifically, the extra junction capac-
itance and the secondary switching loop introduced by line-
frequency devices in 3L-ANPC inverters were identified in
[36] under both the outer and inner commutations. Due to the
multiple switching loops and high dv/dt and di/dt, the com-
mutation of SiC MOSFET in 3L-ANPC inverters introduces
multiple switching-oscillation components, which engender
voltage overshoots during switching transients. Additionally,
these oscillation components with different frequencies can
significantly deteriorate the EMI performance.
In literature [37], the multi-switching loop induced over-
voltage issues on line-frequency switches (under both the
outer and inner commutations) were introduced. Furthermore,
an analytical model for these multi-switching loop induced
voltage overshoots in 3L-ANPC inverters was established
in [38], which focuses on the outer-mode commutation. To
reduce these risky voltage overshoots, a layout-optimized
busbar design and a control method were proposed in [39] and
[40], respectively. However, the aforementioned studies did not
provide knowledge regarding the multi-frequency switching
oscillations associated with the 3L-ANPC inverter. Refer-
ences [36]–[40] concentrate on the over-voltage amplitudes of
switches and their mitigation methods, while the investigation
of switching oscillations from a frequency perspective is still
missing. Moreover, as the distributions of these oscillation
frequencies are intensively dependent on the commutation
modes, a comprehensive understanding of the multi-frequency
mechanisms is highly demanded for a reliable and low-EMI
operation of the 3L-ANPC inverter with SiC MOSFETs.
The key contribution of this paper focuses on studying the
multi-frequency switching oscillations of SiC MOSFETs under
the three representative ANPC commutation modes. A SiC
MOSFET module and a 3L-ANPC inverter phase-leg are in-
troduced in Section II. A simplified parasitic model of the 3L-
ANPC phase-leg is developed based on finite-element method
(FEM) simulations. Then, the three 3L-ANPC commutation
modes and their equivalent switching circuits are discussed
in Section III, and multiple switching-oscillation components
are identified accordingly. Specific double pulse test (DPT)
configurations are discussed in Section IV, and the DPT
waveforms under the three commutation modes are presented.
Then, the switching-oscillation components extracted from
DPT waveforms, i.e., the experimental frequency-spectrum,
are discussed in Section V, and the theoretical derivations
of switching oscillations are validated under each 3L-ANPC
commutation mode. Other switching characteristics closely
related, i.e., oscillation peaks, current overshoots, capacitive
charges, and switching energies, are studied and benchmarked
in Section VI. Additionally, specific design considerations
are proposed to achieve performance improvements. Finally,
conclusions are drawn in Section VII.
II. PARASITIC MODEL OF 3L-ANPC PHASE-LEG WITH
SIC MOSFET MODULES
A. SiC MOSFET Module
Contemporarily, the SiC MOSFET modules are under in-



























Fig. 1. Top view and circuit diagram of the SiC half-bridge module
APTMC120AM55CT1AG from Microsemi. (a) Top view. (b) Module-level
circuit diagram.
TABLE I
EXTRACTED PARASITIC INDUCTANCES AND RESISTANCES OF THE SIC






AC terminal Lσac 6.0 1.0
Upper device
gate Lσg,u 9.4 6.5
drain+source Lσd,u 10.0 3.7
Lower device
gate Lσg,d 12.0 8.7




Busbar Lσbus 3.6 —
ANPC module is rarely available in the market. The half-
bridge SiC module APTMC120AM55CT1AG from Micro-
semi is adopted as the building block of the 3L-ANPC phase-
leg. The device is rated at 1200 V and 42 A [41]. As
demonstrated in Fig. 1(a), the half-bridge module contains
two pairs of SiC MOSFET die with the reverse SiC Schottky
barrier diode (SBD) die, which are symbolized as the upper
and lower MOS/SBDs in Fig. 1(b), respectively.
In order to interconnect the dies with the power terminals,
bond wires and copper planes are applied in the SiC MOS-
FET module, which inevitably introduces parasitic inductances
and alters the switching characteristics to some extent. FEM
simulations (ANSYS/Q3D) are performed to extract the par-
asitic inductances of the half-bridge module. As illustrated in
Fig. 1(b), Lσg,x (x = u or d) and Lσac stand for the parasitic
inductor located at the gate and ac terminals, respectively. The
parasitic inductors introduced by drain and source connections
are simplified as a single component Lσd,x (x = u or d). The
inductance values joint with their series resistances measured
at 1 MHz are summarized in Table I. Various inductance
values are identified, and they are dependent on geometries
of the conductors.
B. 3L-ANPC Phase-Leg
As shown in Figs. 2(a) and 2(b), the ANPC phase-leg is as-
sembled by three aforementioned half-bridge modules, which
are denoted as the upper module, clamp module, and lower
module, respectively. Doing so, the ANPC phase-leg is capable
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Fig. 2. Physical layout and simplified parasitic model of the 3L-ANPC phase-
leg. (a) Physical layout. (b) Circuit diagram of the simplified parasitic model
including parasitic inductances induced by both the module packaging and
PCB traces.
of bearing a dc-bus voltage of 1500 V. A four-layer printed
circuit board (PCB) is designed to interconnect the three
half-bridge modules. It also introduces unavoidable routing
inductances to the switching loop, although special efforts have
been taken to minimize the loop areas.
The variables of Lσclp and Lσinv represent the PCB routing
inductances of the neutral-tap connection and ac output con-
nection, respectively. These PCB induced parameters are also
obtained by FEM simulations, which are illustrated in Table I.
It is noted that the neutral-tap inductance Lσclp (5.2 nH) is
comparable with the ones caused by the module packaging,
while the inductance Lσinv (34.1 nH) is relatively higher due
to its unique geometry.
C. PCB Busbar and Hybrid Capacitor Bank
The dc rails of the 3L-ANPC phase-leg, i.e., BUS+, BUS0,
and BUS–, are connected to the top layer, the dual-mid
layers, and the bottom layer of the four-layer PCB busbar,
respectively. Moreover, a 1500-V hybrid capacitor bank with
both aluminum electrolytic capacitors (Al-Caps) and metalized
polypropylene film capacitors (MPPF-Caps) is implemented
[42].
It is noted that the capacitor’s equivalent-series-inductance
(ESL) and busbar routing inductance should also be counted
TABLE II
SWITCHING STATES OF THE 3L-ANPC PHASE-LEG [24].
States T1 T2 T3 T4 T5 T6
– 0 0 1 1 1 0
0L2 0 0 1 0 0 1
0L1 1 0 1 0 0 1
0F 0 1 1 0 1 1
0U1 0 1 0 1 1 0
0U2 0 1 0 0 1 0
+ 1 1 0 0 0 1
into the switching loop. In order to minimize the routing induc-
tance, the PCB layer stack is designed to have the maximum
overlap, and the technique of magnetic-field cancellation is uti-
lized for the capacitor-bank layout [43]. Furthermore, external
snubber capacitors with superior high-frequency performance
are embedded. Overall, the capacitor-bank ESL joint with
the routing inductance is estimated to be 3.6 nH, which is
simplified as the single busbar inductance Lσbus.
III. INVESTIGATIONS OF SWITCHING OSCILLATIONS OF
THE 3L-ANPC PHASE-LEG
In this section, the switching oscillations of the 3L-ANPC
phase-leg under the full-mode, outer-mode, and inner-mode
commutations are investigated. The 3L-ANPC switching states
will be introduced first, as listed in Table II [24].
During the “–” state, both switches T3 and T4 are turned on
to conduct the load current to the negative bus rail. Meanwhile,
the switch T5 is turned on to equalize the voltage stress
between switches T1 and T2. Analogously, during the “+” state
T1 and T2 conduct the load current to the positive bus rail, and
switch T6 is utilized to equalize the voltage stress between T3
and T4. Besides, by turning on T3 and T6, the load current is
conducted through the lower neutral path in both directions;
meanwhile, T1 can be in either OFF or ON state, resulting in
two switching states “0L2” and “0L1”, respectively. Similarly,
the load current is conducted through the upper path of the
neutral path if both T2 and T5 are turned on, and T4 can be in
either OFF or ON state, which determines the two switching
states “0U2” and “0U1”, respectively. In order to diminish
the conduction loss, the load current can also conduct through
both the upper and lower paths of the neutral tap by turning
on T2, T3, T5, and T6 simultaneously. This pattern is noted
as the full-clamping state “0F”.
Therefore, multiple possibilities of commutations could
happen between one of the active states (“–” and “+”) and
one of the clamping states (“0L2”, “0L1”, “0U1”, “0U2”, and
“0F”), which leads to several different 3L-ANPC commutation
modes. Without losing its generality, the switching-oscillation
mechanisms of three representative commutation modes, i.e.,
the full mode, outer mode, and inner mode, will be illustrated
in the following sub-sections.
A. Full-Mode Commutation (“– ↔ 0F” and “+ ↔ 0F”)
The full-mode commutation was first indicated in [24],
and further studied in [27], [28]. Transitions “– ↔ 0F” and
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–  0F (Van < 0) +  0F (Van > 0)





































Fig. 3. Full-mode commutation of the 3L-ANPC phase-leg. (a) Gating signals.
(b) Circuit diagrams during transitions “0F → –” and “– → 0F”.
“+ ↔ 0F” are achieved during the negative and positive
cycles, respectively. Both the upper and lower paths of the
neutral tap conduct during the clamping state “0F”, which
is accomplished by turning on switches T2, T3, T5, and T6
simultaneously. The gating signals and circuit diagrams of
the full-mode commutation are depicted in Figs. 3(a) and 3(b)
respectively. For simplification, only the operating principle
during the negative cycle is elaborated. As demonstrated in
Fig. 3(a), the outer switch T4 is switched to be sinusoidal
during the negative cycle. Meantime, T2 and T6 share identical
switching signals, which operate complementarily with T4.
The load current commutates between the active phase arm
and both the upper and lower neutral paths. As a result, the
full-mode commutation involves dual switching loops, as they
are indicated as the main loop I and main loop II in Fig. 3(b).
The equivalent switching circuits for transitions “0F → –”
and “– → 0F” are illustrated in Figs. 4(a) and 4(b), respec-
tively. Llpx and Rlpx (x = 1 or 2) denote the inductance and
resistance of the switching loop x. Additionally, Lcm and Rcm
are the common inductance and resistance shared by the main
loops I and II, and Ron denotes the on-state resistance of
the SiC MOSFET. These parameters are listed in Table III,
which are obtained according to the parasitic model studied in
Section II. It is noted that the loop inductance and resistance of
loop II (i.e., Llp2 and Rlp2) are significantly larger than these
of the loop I (i.e., Llp1 and Rlp1) owing to the difference in
loop length.
During the turn-on transient of T4 (i.e., the transition “0F →

































Fig. 4. Equivalent switching circuits of the full-mode commutation. (a)
Equivalent switching circuit during transition “0F → –”. (b) Equivalent
switching circuit during transition “– → 0F”.
TABLE III









Llp1, Rlp1 24.1 5.8 –
Llp2, Rlp2 78.2 18.8 –
Llp3, Rlp3 40.8 10.4 –
Lcm, Rcm 22.5 4.8 –
Ron – 49 –
Coss,Tx (x = 1–6) – – 270 @ 500 V
loops I and II, respectively, as it is illustrated in Fig. 4(a).
Therefore, the capacitive current flowing through T4 contains
both these through Coss,T6 and Coss,T2. Moreover, a dual-
frequency oscillation shall be incurred due to the multiple
switching loops. The impedance curve of the equivalent
switching circuit during the transition “0F → –” is exhibited
in Fig. 5(a). Two oscillation frequencies of 29.4 MHz and
49.4 MHz can be identified, which are dominated by loop
II and loop I, respectively. Theoretically, the two oscillation
frequencies of f0F→−osc1 and f
0F→−
osc2 can be obtained by letting















2Coss · (Llp1Llp2 + Llp1Lcm + Llp2Lcm)
(1)
where Coss denotes the device output capacitance with drain-
source voltage being 500 V, which equals to 270 pF in this
work.
During the turn-off transient of T4 (i.e., the transition “– →
0F”), the output capacitance of T4 (i.e., Coss,T4) is charged
by one part of the load current, while both Coss,T2 and
Coss,T6 are discharged through the other part of load current,
simultaneously. After the drain-source voltage of T4 reaches
Vbus/2 and the phase current is fully transferred to T2 and
T6, the switching oscillation is initiated through the parallel
path formed by loops I and II, as it is illustrated in Fig. 4(b).
The single oscillation frequency of 47.9 MHz can be identified
from Fig. 5(b). The oscillation frequency of f−→0Fosc can also
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Fig. 5. Circuit impedance analysis of the full-mode equivalent switching
circuit. (a) Magnitude and phase during transition “0F → –”. (b) Magnitude












where L−→0Ftot denotes the total loop inductance in equivalence
during the transition “– → 0F”, which counts to be 40.9 nH.
It is regarded that the components of Llp1 and Llp2 are in
parallel during the T4’s turn-off oscillation period. Hence, a
reduced voltage stress can be expected on switch T4.
B. Outer-Mode Commutation (“– ↔ 0L2” and “+ ↔ 0U2”)
The outer-mode commutation consists of transitions “– ↔
0L2” and “+ ↔ 0U2” during the negative (Van < 0) and
positive cycles (Van > 0), respectively. The gating signals
and circuit diagrams are illustrated in Figs. 6(a) and 6(b),
respectively. During the negative cycle, the outer switch T4
is modulated to be sinusoidal, while the clamping switch T6
operates complementarily. Simultaneously, the other clamping
device T5 switches identically with T4 to equalize the voltage
stresses between the non-active switches T1 and T2. Turning
T5 off during the “–” state also serves to ensure that the phase
current will not commutate through the non-neighboring neu-
tral path, i.e., the upper neutral-path enclosing T5. Therefore,
the load current only commutates between the active phase-
arm and its neighboring neutral path, and the main loop I is
identified as the major switching loop, which is depicted as the
red dashed line in Fig. 6(b). Moreover, the outer mode exhibits
two capacitive loops, i.e., the capacitive (capaci.) loop II (or
II’) and capaci. loop III in Fig. 6(b). Although these capacitive
loops do not carry load current, they can also create additional
switching-oscillation components.
This can be explained from the equivalent switching cir-
cuit of “0L2 → –” (the turn-on transient of T4) as it is
demonstrated in Fig. 7(a). Llp3 and Rlp3 are the parasitic
inductance and resistance of the capacitive loop III. The
equivalent switching circuit of “0L2 → –” resembles that of
the full-mode commutation “0F → –”. The output capacitors









–  0L2 (Van < 0) +  0U2 (Van > 0)
(a)






























Fig. 6. Outer-mode commutation of the 3L-ANPC phase-leg. (a) Gating
signals. (b) Circuit diagrams during transitions “0L2 → –” and “– → 0L2”.
of T6 and T2, i.e., Coss,T6 and Coss,T2, are charged through
the main loop I and capaci. loop II simultaneously, although
T2 carries no load current during the outer-mode commutation.
The output capacitor of T1 (i.e., Coss,T1) will be charged
till Vds,T1 = Vbus/2 when T5 is switched on, which creates
the capacitive loop III. Nevertheless, the existence of loop III
will not affect the switching characteristics of other devices,
since loop III is self-closed, and the potential of node AU [see
Fig. 7(a)] remains constant as Vbus/2 once T5 is turned on. As
it is given in Fig. 8(a), the impedance feature of the switching
circuit during “0L2 → –” is identical to that during “0F → –”,
and the two oscillation frequencies of f0L2→−osc1 = 29.4 MHz

















2Coss · (Llp1Llp2 + Llp1Lcm + Llp2Lcm)
(4)
The equivalent switching circuit of transition “– → 0L2”
(the turn-off transient of T4) is demonstrated in Fig. 7(b). As
Coss,T4 is charged by the load current and starts to block the
dc voltage of Vbus/2, the potential of node AU becomes higher
than Vbus/2 (equals to Vbus/2 + Vds,T2 in respect to BUS–).
This is followed by a capacitive discharge of Coss,T2 and
Coss,T1 through capacitive loops II’ and III respectively, which
will be terminated until the steady state “0L2” is reached with:
V 0L2ds,T2 = V
0L2
ds,T5 = Vbus/2− V
0L2
ds,T1. (5)
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It is noted that the output capacitance values of T1, T2, and
T5 during the state “0L2” can be greater than Coss = 270 pF,





are lower than Vbus/2.
A full derivation of the circuit impedance for “– → 0L2”
is given in (6), where the inductance of loop III is also
considered. However, letting the imaginary part of Z−→0L2detail
to be zero will engender a high-order equation (greater than
second order), which makes the analytical solution unsolvable.
Therefore, a simplification is made by omitting Llp3 and Rlp3,
so that Coss,T1 can be assumed to be in parallel with Coss,T5.
The circuit impedance after the simplification can be re-written








Llp1Llp2 + Llp1Lcm + Llp2Lcm (10)
Coss,T4 = Coss. (11)
In (8)-(10), the output capacitances of T1, T2, and T5
are separately modeled, as they can be dependent on the
Coss-Vds characteristics, charging currents, and timing during
the “– → 0L2” transient. This Coss difference among T1,
T2, and T5 can slightly shift the oscillation frequencies to
lower levels. Nevertheless, deriving the accurate Vds and Coss
distributions among T1, T2, and T5 requires further deep
and sensitive studies. To simplify, an approximation can be
made by assuming Coss,T1 = Coss,T2 = Coss,T5 = Coss.
Thereafter, the impedance comparison between Z−→0L2detail (full
derivation) and Z−→0L2simp (simplified derivation) are exhibited
in Fig. 8(b), where Z−→0L2detail and Z
−→0L2
simp are represented by
the dotted and solid curves, respectively. It can be concluded
that the simplified derivation is able to characterize the dual
oscillation components at 33.6 and 50.9 MHz with satisfactory
accuracy, which can also be calculated from (8)-(11). Although
the oscillation component at 97.5 MHz is omitted by the
simplification (see the impedance curves of Z−→0L2detail and
Z−→0L2simp ), its resonance energy can be significantly attenuated
by the loop resistance at this high-frequency range.
C. Inner-Mode Commutation (“– ↔ 0U1” and “+ ↔ 0L1”)
The inner mode involves transitions of “– ↔ 0U1” and
“+ ↔ 0L1” during the negative and positive cycles, respec-
tively. The gating signals and circuit diagrams of inner-mode
commutation are depicted in Figs. 9(a) and 9(b), respectively.
The inner mode only operates the switches T2 and T3 to be
sinusoidal, while other devices conduct per half line-cycle.
Then the load current only commutates between the active
phase-arm and its non-neighboring neutral path. It can be
concluded that only a single switching loop, i.e., the main
loop II, is involved during the inner-mode commutation, and
no capacitive loop exists as potentials of non-active devices
are naturally clamped to dc-bus rails (either P, O, or N).
The equivalent switching circuits for transitions “0U1 → –”
(the turn-on transient of T3) and “– → 0U1” (the turn-off tran-
sient of T3) are depicted in Figs. 10(a) and 10(b), respectively,
which are identical except for the junction output capacitor
involved (either Coss,T2 or Coss,T3). An impedance analysis of
the inner-mode switching circuit for both transitions “0U1 →
–” and “– → 0U1” is depicted in Fig. 11. A single oscillation








L−↔0U1tot = Llp2 + Lcm (13)
where L−↔0U1tot (= 100.7 nH) is the total loop inductance of
both inner-mode transitions “0U1 → –” and “– → 0U1”.
It is noted the inner mode features a single loop-inductance
with a significant value, since its switching loop (i.e., the loop
II) contains four switches and it is significantly longer than
these of the full mode and outer mode. Moreover, the capaci-
tive charge of inner mode can be notably relieved compared
to other commutation modes, as only a single junction output
capacitance is involved.
D. Summary
The switching loops and their associated oscillation frequen-
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Fig. 7. Equivalent switching circuits of the outer-mode commutation. (a)
Equivalent switching circuit during transition “0L2 → –”. (b) Equivalent















































































Fig. 8. Circuit impedance analysis of the outer-mode equivalent switching
circuit. (a) Magnitude and phase during transition “0L2 → –”. (b) Magnitude
and phase during transition “– → 0L2”.
Table IV. It can be observed that the full-mode and outer-mode
commutations feature homogeneous characteristics during the
turn-on transient of T4 (i.e., transitions of “0F → –” and
“0L2 → –”), as dual oscillation frequencies of 29.4 MHz
and 49.4 MHz can be derived. The “– → 0F” transient of
the full-mode commutation (i.e., the turn-off transient of T4)
exhibits a single switching-oscillation at 47.9 MHz as loops I
and II are regarded to be combined in parallel. Nevertheless,
the transition “– → 0L2” of the outer-mode commutation is
more complicated as it involves main loop I and capacitive
loops II’ and III. Three oscillation frequencies of 34.3 MHz,
51.8 MHz, and 97.5 MHz can be obtained based on the full
derivation from (6). On the other hand, the inner mode features
the most straightforward switching characteristic, as a single
switching loop is concerned for both transients “0U1 → –”
and “– → 0U1”. A single oscillation component at 30.5 MHz
is calculated accordingly.
IV. EXPERIMENTAL ASSESSMENTS OF SWITCHING
CHARACTERISTICS FOR SIC MOSFETS IN 3L-ANPC
INVERTERS
In order to evaluate the switching oscillations and other
switching characteristics of the SiC MOSFETs in the 3L-
ANPC inverter, the standard DPTs are performed under the
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Fig. 9. Inner-mode commutation of the 3L-ANPC phase-leg. (a) Gating
























Fig. 10. Equivalent switching circuits of the inner-mode commutation. (a)
Equivalent switching circuit during transition “0U1 → –”. (b) Equivalent


































Fig. 11. Circuit impedance analysis of the inner-mode equivalent switching
circuit during during transitions of “0U1 → –” and “– → 0U1”.
full-mode, outer-mode, and inner-mode commutations. In this
section, the DPT setup is illustrated first, and the switching
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TABLE IV
SUMMARY OF SWITCHING LOOPS AND OSCILLATION FREQUENCIES







Full Main I, II
f0F→−osc1 , f
0F→−







osc2 29.4, 49.4 MHz
f−→0L2osc1 , f
−→0L2
osc2 34.3, 51.8 , 97.5 MHz





Fig. 12. Top view of a 1500-V SiC-based 3L-ANPC inverter demonstrator.
TABLE V
EQUIPMENT USED FOR DOUBLE PULSE TEST (DPT).
Category Manufacturer Model
DC source Elektro-Automatik PSI-800-3U-HS-PV
Load inductor — 190 µH
Controller Texas Instrument TMS320F28379D
Gate driver CREE/Wolfspeed CGD15HB62P1
SiC module Microsemi APTMC120AM55CT1AG
Passive probe Lecroy PP019 and PPE 2kV
Differential probe Tektronix P5200A
Current transducer PEM CWTUM/6/R
waveforms of the three commutation modes are then exhibited.
A. DPT Setup
A 3L-ANPC inverter demonstrator is implemented as shown
in Fig. 12 by adopting the structural design illustrated in
Section II, which is tested as the DPT setup. A hybrid capacitor
bank utilizing both Al-Caps and MPPF-Caps is also imple-
mented. A four-layer laminated PCB integrates both the dc
bus and the aforementioned ANPC phase-leg. The equipment
used for DPT are listed in Table V. A 1500-V dc-source PSI-
800-3U-HS-PV is applied to energize the dc bus (from BUS+
to BUS–). CREE’s SiC MOSFET driver CGD15HB62P1 is
used, and the fixed gate voltages of +20 V and –5 V are
utilized. A 190 µH load inductor is implemented using 1.6
mm Litz wire and dual sendust powder cores.
The fundamental principles of the DPT can be seen in de-
tails in [44]. The BUS– rail and the oscilloscope are grounded,
and only negative-cycle commutations “– ↔ 0F”, “– ↔ 0L2”,




































Fig. 13. Double-pulse configurations for the 3L-ANPC phase-leg under the
three commutation modes. (a) The full mode “– ↔ 0F”. (b) The outer mode
“– ↔ 0L”. (c) The inner mode “– ↔ 0U1”.
mode, outer-mode, the inner-mode commutations, respectively.
Three different DPT configurations are implemented to simu-
late the switching behaviors of the three commutation modes
under sinusoidal load currents, which are demonstrated in
Figs. 13(a), 13(b), and 13(c), respectively. The gate-source
and drain-source voltages of T4 (i.e., Vgs,T4 and Vds,T4) are
measured using Lecroy’s passive probes PP019 and PPE-
2kV, respectively. Other voltage waveforms of Vgs,T3, Vds,T2,
Vds,T3 and Vds,T6 are captured by differential probes P5200A
as they have floating potentials to the earth. The drain currents
of switches T3 and T4 (i.e., Id,T3 and Id,T4) are measured
using PEM’s current transducers CWTUM/6/R.
B. Transient Switching Waveforms
Multiple DPTs are performed under the rated condition of
Vbus = 1000 V and IL = –40 A. An external capacitance
Cgs,ext = 3.3 nF is applied to the gate-source terminal of
each SiC MOSFET to mitigate the cross-talking issue [45],
[46]. Multiple external gate resistances (i.e., Rg,ext = 5.5 Ω,
11 Ω, 16 Ω, and 25 Ω) are tested to evaluate the switching
performances under switching-speed variations.
The transient switching waveforms of the gate-source vol-
tage Vgs, the drain current Id, and the drain-source voltage
Vds, of the active switch under the three commutation modes
(i.e., T4 for the full mode and outer mode, and T3 for the
inner mode) are captured and presented in Figs. 14, 15, and
16. The voltage and current waveforms captured under Rg,ext
= 5.5 Ω, 11 Ω, 16 Ω, and 25 Ω are depicted as curves in
black, blue, red, and green, respectively. The slew rates of
drain-source voltages (i.e., the dv/dt) are in the range from
37.0 V/ns to 10.9 V/ns, as the Rg,ext varies from 5.5 Ω to
25 Ω. Concurrently, the slew rates of drain currents (i.e., the
di/dt) are in the range from 4.3 A/ns to 1.0 A/ns.
In general, the voltage and current slew rates decrease
with the increase of the external gate resistance, while the
switching delay increases. Due to the high switching-speed of
the SiC MOSFET, drain-current overshoots and oscillations
are observed during the turn-on transients. Similarly, voltage
overshoots with significant switching oscillations are exhibited
during the turn-off transients. The detailed analysis and com-
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Fig. 14. Full-mode commutation waveforms under the conditions of Vbus =
1000 V, IL = –40 A, Rg,ext = 5.5 Ω, 11 Ω, 16 Ω, and 25 Ω, and Cgs,ext
= 3.3 nF. (a) Turn-on waveforms of Vgs,T4, Id,T4, and Vds,T4. (b) Turn-off
waveforms of Vgs,T4, Id,T4, and Vds,T4.

















Fig. 15. Outer-mode commutation waveforms under the conditions of Vbus
= 1000 V, IL = –40 A, Rg,ext = 5.5 Ω, 11 Ω, 16 Ω, and 25 Ω, and Cgs,ext
= 3.3 nF. (a) Turn-on waveforms of Vgs,T4, Id,T4, and Vds,T4. (b) Turn-off
waveforms of Vgs,T4, Id,T4, and Vds,T4.
parison of switching oscillations and other characteristics will
be discussed in the following sections.
V. ANALYSIS OF EXPERIMENTAL RESULTS I: SWITCHING
OSCILLATIONS
In this section, fast Fourier transform (FFT) analyses are
conducted on the switching waveforms of drain-source volt-
ages (i.e., Vds,Tx, x = 2, 3, 4, and 6) under the DPT condition
of Vbus = 1000 V, IL = –40 A, Rg,ext = 5.5 Ω, and Cgs,ext
= 3.3 nF. Subsequently, the equivalent switching circuits and
switching oscillations studied in Section III are validated. The
FFT results of Vds,Tx for the three commutation modes will
be discussed respectively in the following sub-sections.
It should be pointed out that the drain-current measurements
are not utilized to characterize the switching oscillations in this
section, as the current transducer features a limited bandwidth
of 30 MHz. Although the differential voltage probe P5200A
features a bandwidth of 50 MHz, its frequency identifications

















Fig. 16. Inner-mode commutation waveforms under the conditions of Vbus
= 1000 V, IL = –40 A, Rg,ext = 5.5 Ω, 11 Ω, 16 Ω, and 25 Ω, and Cgs,ext
= 3.3 nF. (a) Turn-on waveforms of Vgs,T3, Id,T3, and Vds,T3. (b) Turn-off
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Fig. 17. Time-domain waveforms and frequency spectrums for the full-mode
commutation “0F → –” under the DPT condition of Vbus = 1000 V, IL =
–40 A, Rg,ext = 5.5 Ω, and Cg,ext = 3.3 nF. (a) Vds,T2 during “0F → –”.
(b) Vds,T6 during “0F → –”.
near 50 MHz are still valid, as the probe will not introduce a
frequency shift to the measurements.
A. FFT Results of Full-Mode Commutation
For the “0F → –” transient of full-mode commutation, the
switching waveforms of Vds,T2 and Vds,T6 are utilized for
the FFT analysis. The frequency spectrums of Vds,T2 and
Vds,T6 as well as time-domain waveforms are depicted in
Figs. 17(a) and 17(b) respectively (as black solid lines). A
300-ns time interval is sampled for the FFT analysis, which
starts from the instant that Vds,T2 (or Vds,T6) first crosses
Vbus/2. A Hamming window function is used to prevent
spectral leakages. To validate these voltage measurements by
the differential probe P5200A, LTspice simulation results of
Vds,T2 and Vds,T6 in both time- and frequency-domain are
also exhibited in Fig. 17 (as red dashed lines). Simulation
waveforms of both Vds,T2 and Vds,T6 can match with their
experimental results, and identical oscillation components can
be found from their frequency spectrums.
The measured oscillation frequencies and the errors versus
their theoretical expectations are summarized in Table VI. It
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TABLE VI











Vds,T2 30.1 & 50.5 MHz 0.7 & 1.1 MHz
Vds,T6 30.1 & 50.5 MHz 0.7 & 1.1 MHz
“– → 0F” Vds,T4 44.3 MHz 3.6 MHz
Outer
“0L2 → –” Vds,T6 29.9 & 49.9 MHz 0.5 MHz
“– → 0L2” Vds,T4 32.8 & 52.4 MHz 1.5 & 0.6 MHz
Inner
“0U1 → –” Vds,T2 29.7 MHz 2.6 MHz
“– → 0U1” Vds,T3 28.3 MHz 2.2 MHz
is observed that a single switch may have multiple oscillation
components, although it is enclosed in a single loop. This
phenomenon can be explained by the mutual-interference
effect between loops. Specifically, dual oscillation frequencies
of 30.1 and 50.5 MHz can be obtained from both Vds,T2
and Vds,T6. The theoretical expectations discussed in Section
III (i.e., 29.4 and 49.4 MHz) deviate with these obtained
by experiment by 0.7 and 1.1 MHz, respectively, which
are induced by estimation errors on loop inductance and
device output capacitance. Regarding oscillation magnitudes
on Vds,T2, the low-frequency oscillation (i.e., 30.1 MHz) is
more significant than its high-frequency counterpart (i.e., 50.5
MHz). Since switch T2 is enclosed by loop II, which features
higher inductive energy (Llp2 = 78.2 nH) and dominates the
low-frequency oscillation at 30.1 MHz. On the other hand,
the magnitudes of high-frequency oscillations on Vds,T6 are
significantly reduced, as loop I (which encloses T6) has less
inductive energy (Llp1 = 24.1 nH). The low-frequency com-
ponent exhibits comparable oscillation amplitude on Vds,T6.
The frequency spectrum of Vds,T4 and its time-domain
waveform during the “– → 0F” transient are exhibited in
Fig. 18. It can be observed that the oscillation amplitudes of
Vds,T4 (i.e., the voltage overshoot) may be neglected compared
to these of Vds,T2 and Vds,T6 (during T4’s turn-on transient).
As it is discussed in Section III-A, the inductance components
of Llp1 and Llp2 can be regarded to be in parallel connection
during T4’s turn-off transient. Due to this paralleling effect,
The equivalent loop inductance during T4’s turn-off transient is
significantly reduced, and lower oscillation amplitude shall be
expected. On the other aspect, the drain-current di/dt during
T4’s turn-on transient is greater than that during its turn-off
transient, as one identical gate resistance Rg,ext = 5.5 Ω is
adopted for both the turn-on and turn-off intervals.
Three oscillation components are identified in Fig. 18 with
oscillation frequencies of 34.9, 44.3, and 60.1 MHz. The the-
oretical derivation successfully predicts the middle oscillation
frequency of 44.3 MHz with an error of 3.6 MHz (as noted
in Table VI), while the oscillation components at 34.9 MHz
and 60.1 MHz are omitted as they are engendered by the
asymmetrical turn-on of SBDs of T2 and T6, which can not
be characterized by the theoretical derivation. To elaborate this
issue, Fig. 19 exhibits the simulated diode-forward-current If





































Fig. 18. Time-domain waveform and frequency spectrum of Vds,T4 for the
full-mode commutation “– → 0F” under the DPT condition of Vbus = 1000










































If,T2  : 
If,T6  : 
Vds,T2  : 
Vds,T6  : 
0
Time / ns
20 40 60 80 100 120
Fig. 19. The diode-forward currents If and drain-source voltages Vds of T2
and T6 during the full-mode transition “– → 0F”.
the full-mode transition “– → 0F”. Due to the more significant
inductance of loop II (i.e., Llp2 > Llp1), the turn-on operation
of T2’s SBD is delayed compared with that of T6’s SBD during
the interval of 20–60 ns. Furthermore, If,T6 exhibits a higher
di/dt than If,T2 during the simulation interval of 20–40 ns,
and it starts to oscillate before the complete conduction of
T2’s SBD. In such circumstance, other unexpected oscillation
components can be activated.
B. FFT Results of Outer-Mode Commutation
The spectrum of Vds,T6 during the transient “0L2 → –”
is depicted in Fig. 20(a). As the equivalent switching circuit
of outer-commutation “0L2 → –” resembles that of the full-
commutation “0F → –”, the frequency spectrum of Vds,T6 dur-
ing “0L2 → –” exhibits analogous oscillation frequencies (i.e.,
29.9 and 49.9 MHz) and magnitudes as these of Vds,T6 during
“0F → –”. A frequency error of 0.5 MHz is observed between
the experimental analyses and theoretical expectations.
Regarding the “– → 0L2” transient, the frequency spectrum
of Vds,T4 is different from that during the “– → 0F” transient,
as it is depicted in Fig. 20(b). Dual oscillation frequencies of
32.8 and 52.4 MHz can be identified accordingly. Besides, the
voltage oscillation magnitudes become more significant than
these during “– → 0F”, especially the low-frequency one at
32.8 MHz. The oscillation component at 97.5 MHz is missing
from the frequency spectrum of Vds,T4, as its resonance energy
is limited and can be significantly attenuated by the loop
resistance at this high-frequency range.
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Fig. 20. Time-domain waveforms and frequency spectrums for the outer-
mode commutations “0L2 → –” and “– → 0L2” under the DPT condition
of Vbus = 1000 V, IL = –40 A, Rg,ext = 5.5 Ω, and Cg,ext = 3.3 nF. (a)









































































Fig. 21. Time-domain waveforms and frequency spectrums for the inner-
mode commutations “0U1 → –” and “– → 0U1” under the DPT condition
of Vbus = 1000 V, IL = –40 A, Rg,ext = 5.5 Ω, and Cg,ext = 3.3 nF. (a)
Vds,T2 during “0U1 → –”. (b) Vds,T3 during “– → 0U1”.
C. FFT Results of Inner-Mode Commutation
The frequency spectrums and time-domain waveforms of
Vds,T2 during “0U1 → –” and Vds,T3 during “– → 0U1”
are exhibited in Figs. 21(a) and 21(b) respectively. As it is
illustrated in Section III, a single oscillation frequency can
be found from each commutation transient. Specifically, the
oscillation components at 29.7 and 28.3 MHz can be identified
from Figs. 21(a) and 21(b) respectively (with frequency errors
of 2.6 and 2.2 MHz compared to theoretical expectations).
Additionally, the oscillation amplitudes of both Vds,T2 and
Vds,T3 during the inner commutations are comparable with
that of Vds,T2 during the full commutation. A comparison of
the oscillation peaks (i.e., voltage overshoots) of Vds,Tx (x
= 2, 3, 4, and 6) under the three commutation types will be
studied in the following section.
VI. ANALYSIS OF EXPERIMENTAL RESULTS II: OTHER
SWITCHING CHARACTERISTICS AND DESIGN
CONSIDERATIONS
With the differences in terms of switching loops, the
three commutation modes also feature differences on other
switching characteristics such as voltage overshoot, current
Full mode Outer mode Inner mode






























Fig. 22. Comparison of voltage overshoots Vos (oscillation peaks) on T2,
T3, T4, and T6 under the DPT condition of Vbus = 1000 V, IL = –40 A,
Rg,ext = 5.5 Ω, and Cg,ext = 3.3 nF.
overshoot, capacitive charge, and switching energy. These
switching characteristics are exhibited and benchmarked in
this section. Then, design guidelines specified for different
commutation modes are proposed.
A. Drain-Source Voltage Overshoots (Oscillation Peaks)
A comparison of voltage overshoots Vos (i.e., oscillation
peaks) exposed on switching devices T2, T3, T4, and T6 under
the DPT condition of Vbus = 1000 V, IL = –40 A, Rg,ext = 5.5
Ω, and Cgs,ext = 3.3 nF is indicated in Fig. 22. It is noted that
inner switches T2 and T3 (T3 is only applicable for the inner-
mode commutation) suffer the greatest voltage overshoots of
Vos = 240–294 V, since they are enclosed by the loop II with
high loop-inductance (Llp2 + Lcm = 100.7 nH), which leads
to elevated voltage overshoots according to:
Vos = Lloop · di/dtoff (14)
where Lloop and di/dtoff denote the overall loop inductance
and turn-off slew rate of device current, respectively. It has
also been obtained that these high-voltage overshoots on inner
devices are dominated by oscillation components with the low-
frequency range from 28.3 to 30.1 MHz.
In contrast, the clamping device T6 exhibits lower voltage
stresses for both full and outer modes (Vos = 126–178 V), as it
is involved in the loop I with Llp1 + Lcm = 46.6 nH. Moreover,
the active switch T4 features the lowest voltage-overshoot of
Vos = 64–90 V for the full and outer commutations.
B. Drain-Current Overshoots and Total Capacitive Charges
During turn-on transients, the SiC MOSFET is characterized
by a significant drain current overshoot, which is caused by the
capacitive charges contributed by Coss of the complementary
devices. As it is exhibited in Fig. 23(a), the drain current
overshoots Ios exhibit dependencies on both the commutation
type and external gate resistance. The inner mode features the
minimum Ios, while the outer mode and full mode reveal Ios
amplitudes higher than 40 A under the condition of Rg,ext
= 5.5 Ω. This variation is caused by differences in the total
capacitive charge during the turn-on transient. For the full-
mode and outer-mode commutations, Coss,T2 and Coss,T6
shall be charged to 12 ·Vbus during the turn-on transient of
switch T4 (i.e., “0F → –” and “0L2 → –”, respectively).
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Fig. 23. Measured turn-on drain current overshoots and total capacitive
charges of the full-mode, outer-mode, and inner-mode commutations under
the DPT condition of Vbus = 1000 V and IL = –40 A. (a) Turn-on drain
current overshoots Ios. (b) Total capacitive charges Qoss,tot.
Considering the non-linearity of Coss, the total capacitive
charge Qoss,tot of the full-mode and outer-mode commutations







(Coss,T2 + Coss,T6) dv (15)
Furthermore, as only Coss,T2 is charged during the inner-mode
commutation “0U1 → –”, the capacitive charge of inner mode






The total capacitive charge Qoss,tot can also be measured
by integrating the transient drain-current overshoots during the
turn-on interval of the active switch. Fig. 23(b) exhibits those
measured Qoss,tot with respect to the external gate resistance
Rg,ext under the DPT condition of Vbus = 1000 V and IL =
–40 A. It can be obtained that the measured Qoss,tot can be
regarded as being independent of Rg,ext. Additionally, the full
mode and outer mode exhibit twice the Qoss,tot featured by
the inner-mode commutation, both of which match with the
theoretical derivations from (12) and (13).
C. Switching Energies
The turn-on and turn-off switching energies Eon and Eoff
of the active switch under the DPT condition of Vbus =
1000 V and Rg,ext = 11 Ω are exhibited in Figs. 24(a) and
24(b), respectively, which are calculated by integrating the
term Id,Tx × Vds,Tx during switching transients. It is noted
that the current probe CWTUM/6/R features a peak di/dt
of 70 A/ns, which is capable of capturing the rising/falling
slope of the drain current. Moreover, a deskew process is
performed to align the drain-current and drain-source-voltage
waveforms. It can be observed that the full mode and outer
mode exhibit excessive turn-on energies (e.g., Eon,full = 550
µJ and Eon,outer = 560 µJ under Id = 40 A) compared to
that of the inner mode (Eon,inner = 390 µJ), as parts of
energies stored in Coss,T2 and Coss,T6 shall be counted in
both Eon,full and Eon,outer. On the other hand, their turn-off
energies Eoff,full and Eoff,outer are relieved compared to
Eoff,inner, since the energies stored in Coss,T2 and Coss,T6
are released during the turn-off transient of T4 and cause a
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Fig. 24. Measured turn-on and turn-off switching energies of the full-mode,
the outer-mode, and the inner-mode commutations under Vbus = 1000 V,
Rg,ext = 11 Ω, and Cg,ext = 3.3 nF. (a) Turn-on switching energies Eon.













































































Fig. 25. Measured total switching energies Etot of the outer-mode, the inner-
mode, and the full-mode commutations. (a) Rg,ext = 5.5 Ω. (b) Rg,ext = 11
Ω. (c) Rg,ext = 16 Ω. (d) Rg,ext = 25 Ω.
Additionally, the total switching energies per cycle (Etot
= Eon + Eoff ) under Rg,ext = 5.5 Ω, 11 Ω, 16 Ω, and
25 Ω are shown in Figs. 25(a), 25(b), 25(c), and 25(d),
respectively. Overall, the total switching energies Etot of the
three commutation modes are comparable under Rg,ext = 11
Ω, 16 Ω, and 25 Ω. Nevertheless, under the condition of Rg,ext
= 5.5 Ω, the Etot of inner mode exceeds these of the full mode
and outer mode by 40–100 µJ throughout the drain-current
range of 10–40 A. This can be explained since the switching
speed of inner mode can be limited by its more significant loop
inductance (contributed by main loop II), especially under a
low gate resistance condition (e.g., Rg,ext = 5.5 Ω).
D. Summaries and Design Considerations
As a summary, switching characteristics of the three com-
mutation modes obtained from DPTs are listed in Table VII,
which reveals details in terms of switching oscillations, current
overshoots, switching energies, and capacitive charges. It
can be concluded that the full mode and outer mode have
several similarities, as both of them feature multiple switch-
ing loops and oscillation components, as well as excessive
current overshoots, switching energies, and capacitive charges.
Nevertheless, all of the three types of commutation will induce
critical lower-frequency (28.3–30.1 MHz) oscillation peaks on
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TABLE VII













“0F → –” 30.1 & 50.5 MHz T2 @ 284V, 30.1MHz 39 A 550 µJ 599.8 nC
(Qoss,T2 + Qoss,T6)“– → 0F” 44.3 MHz — — 200 µJ
Outer
“0L2 → –” 29.9 & 49.9 MHz T2 @ 261V, 29.9MHz 44 A 560 µJ 599.8 nC
(Qoss,T2 + Qoss,T6)“– → 0L2” 32.8 & 52.4 MHz — — 190 µJ
Inner
“0U1 → –” 29.7 MHz T2 @ 294V, 27.9MHz 16 A 390 µJ 299.9 nC
(Qoss,T2)“– → 0U1” 28.3 MHz T3 @ 240V, 28.3MHz — 320 µJ
inner switches T2 and T3, due to the extra inductance within
loop II. According to the knowledge of switching oscillations
and other commutation characteristics, the following design
considerations can be recognized:
1) For the switching-loop design of a 3L-ANPC inverter,
special efforts should be paid on minimizing the induc-
tance of loop II, especially the PCB inductance Lσinv
exhibited in Fig. 2, to lessen the oscillation peaks exposed
on the inner switches T2 and T3.
2) For the full-mode and outer-mode operations, the EMI
filters should be designed to perform sufficient attenuation
for oscillation peaks at both frequency ranges (i.e., 29.9–
32.8 MHz and 49.9–52.4 MHz for this work). Specific
efforts should be paid on the lower frequency range of
29.4–34.3 MHz, as it features higher oscillation mag-
nitudes. For the inner-mode operation, the EMI filter
should be able to perform sufficient noise attenuation at
28.3–29.7 MHz, as significant oscillation magnitude is
identified within this frequency band.
3) For the device-selection of inner and clamping switches
(i.e., T2, T3, T5, and T6) under both the full-mode and
outer-mode commutations, special attention should be
paid on the value of device output capacitance Coss, as
well as the junction capacitance of the external diode.
4) In particular, the FEM simulations, e.g., the ANSYS/Q3D
or Maxwell, can be a promising method for the evaluation
and iteration of the design. Moreover, the technique
of magnetic-field cancellation can be utilized for the
mitigation of parasitic inductance [43].
VII. CONCLUSION
This paper focuses on investigations of the multi-frequency
switching-oscillations of SiC MOSFETs in 3L-ANPC inverters
under three typical commutation modes (i.e., the full mode,
outer mode, and inner mode). It is found that both the full
mode and outer mode involve multiple loops during commuta-
tion transients, and different switching-oscillation components
with various frequencies can be induced due to this switching-
loop diversity. On the contrary, the inner-mode commutation
features single switching oscillation at a lower frequency,
since it is associated with only one switching loop. Based on
the analyses of the equivalent switching circuits using FEM
extracted parasitic parameters, these oscillation frequencies for
the three commutation modes are identified.
Multiple switching-oscillation components are verified
through DPT results obtained under the three commutation
modes. For the full-mode and outer-mode commutations, var-
ious oscillation components with a frequency range from 29.9
MHz to 54.4 MHz are reported from experimental measure-
ments. On the other hand, only one oscillation component can
be identified from the DPT results of the inner-mode commuta-
tion. The oscillation frequencies derived by theory match well
with these measured by experiments with reasonable errors
from 0.5 MHz to 3.6 MHz.
Furthermore, other switching characteristics close related,
i.e., the oscillation peaks, current overshoots, capacitive
charges, and switching energies, are studied and benchmarked
based on DPT results. It is obtained that the inner devices
T2 and T3 suffer the most significant oscillation peaks for
all commutation modes, as they are enclosed by loop II with
a high inductance (Llp2 = 78.2 nH). Additionally, the full
mode and outer mode exhibit several similarities, both of
them have excessive current overshoots, switching energies,
and capacitive charges.
Last yet not least, several design considerations are pro-
posed for each commutation mode. It is pointed out that
special effort should be paid on minimizing the inductance of
loop II, especially the PCB inductance of Lσinv . Accordingly,
balancing the inductance components contributed by loops I
and II (i.e., Llp1 and Llp2) helps to release the design burden
of the EMI filter. Special attention should also be paid on the
value of device output capacitance Coss when the 3L-ANPC
inverter operates under both the full mode and outer mode.
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